

Attorney Docket No.: CYPR-CD00184

## IN THE UNITED STATES PATENT AND TRADEMARK OFFICE

Patent Application

Inventor(s):

Craig Nemecek

Serial No.:

09/975,105

Group Art Unit:

RECEIVED

Filed:

10/10/01

Examiner:

JAN 2 3 2003

Title:

HOST TO FPGA INTERFACE IN AN IN-CIRCUIT EMULATION SYSTEM Technology Center 2100

## Form 1449

## **U.S. Patent Documents**

Examiner Initial	No.	Patent No.	Date	Patentee	Class	Sub- class	Filing Date
No.	Α	6,144,327	11/07/00	Distinti et al.	341	126	08/12/97
<i>X</i> (7)	ß	5,202,687	04/13/93	Distinti	341	158	06/12/91
	O						
	D						
	Ε						

Foreign Patent or Published Foreign Patent Application

Examiner	Ĭ	Document	Publication	Country or		Sub-	Trans	lation
Initial	No.	No.	Date	Patent Office	Class	class	Yes	No
	F						1	
	G							
	Н							

**Related Pending US Patent Applications** 

Examiner Initial	No.	Docket Number, Title, Filing Date, Serial Number & Inventors				
110	1	CYPR-CD00182; "IN-SYSTEM CHIP EMULATOR ARCHITECTURE";10/10/01;				
$\mathcal{M}_{\mathcal{I}}$	'	09/975,115; Snyder et al.				
	J	CYPR-CD00183; "CAPTURING TEST/EMULATION AND ENABLING REAL-TIME				
	1	DEBUGGING USING FPGA FOR IN-CIRCUIT EMULATION"; 10/10/01; 09/975,104;				
		Snyder				
	K	CYPR-CD00185; "EMULATOR CHIP-BOARD ARCHITECTURE AND INTERFACE";				
	<u>L</u>	10/1/01; 09/975,030; Snyder et al.				
	٦	CYPR-CD00186" METHOD FOR BREAKING EXECUTION OF TEST CODE IN A				
		DUT AND EMULATOR CHIP ESSENTIALLY SIMULTANEOUSLY AND				
<b>)</b> ,		HANDLING COMPLEX BREAKPOINT EVENTS"; 10/10/01; 09/975,338; Nemecek et				
₹		al.				
Examiner	X 1R	Date Considered				
l .	/*// )	NOTICE 1 14 (MINI 2005 )				

Examiner: Initial citation considered. Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to applicant.